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ABSTRACT 
Highly Linear Low Noise Amplifier. (May 2006) 
Sivakumar Ganesan, B.E. (Hons.) 
Birla Institute of Technology and Science, Pilani 
Co-Chairs of Advisory Committee: Dr. Edgar Sanchez-Sinencio 
      Dr. Jose Silva-Martinez 
 
The CDMA standard operating over the wireless environment along with various other 
wireless standards places stringent specifications on the RF Front end. Due to possible 
large interference signal tones at the receiver end along with the carrier, the Low Noise 
Amplifier (LNA) is expected to provide high linearity, thus preventing the inter-
modulation tones created by the interference signal from corrupting the carrier signal. 
 
The research focuses on designing a novel LNA which achieves high linearity without 
sacrificing any of its specifications of gain and Noise Figure (NF). The novel LNA 
proposed achieves high linearity by canceling the IM3 tones in the main transistor in both 
magnitude and phase using the IM3 tones generated by an auxiliary transistor. Extensive 
Volterra series analysis using the harmonic input method has been performed to prove the 
concept of third harmonic cancellation and a design methodology has been proposed. The 
LNA has been designed to operate at 900MHz in TSMC 0.35um CMOS technology. The 
LNA has been experimentally verified for its functionality. Linearity is usually measured 
in terms of IIP3 and the LNA has an IIP3 of +21dBm, with a gain of 11 dB, NF of 3.1 dB 
and power consumption of 22.5 mW. 
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1. INTRODUCTION 
 
1.1 PROBLEM STATEMENT 
Communication technology has progressed rapidly in the 21st century from wired 
technology to analog cellular and most recently to digital cellular technology. Ever 
increasing number of subscribers combined with increasing demand for high data rate 
applications like wireless video has resulted in various different standards spanned over 
closely spaced frequencies. In today’s wireless environment, various standards coexist in 
the same geographical area, starting from 1G represented by the AMPS; 2G represented 
by GSM; 2.5G represented by GPRS and EDGE; and most recently 3G represented by 
UMTS, WCDMA. Table-1 below shows the frequency spectrum occupied by various 
standards currently used. 
 
Table 1. Frequency spectrum of various communication standards 
Standard Frequency Spectrum 
AMPS 800MHz – 900MHz 
GSM 900MHz and 1.8GHz 
UMTS 1.9GHz and 2.17GHz 
WLAN 2.4GHz 
Bluetooth 2.4GHz 
 
 
From the Table-1, it can be seen that the frequency spectrum around 900MHz and 
2.4GHz is crowded. Due to the limited spectrum allocated to each user, the signal is 
 
This thesis follows the style of IEEE Journal of Solid-State Circuits. 
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subjected to interference from various out of channel signals operating within the band of 
interest and various out of band signals. This combined with the numerous other co- 
existing standards place stringent requirements on the RF receiver front end design. Thus 
the receiver should be able to sufficiently suppress the interference signals and process 
the desired channel of interest.  
 
 
Fig. 1.  Block diagram of a typical receiver. 
 
The block diagram of a typical receiver is shown in Fig. 1. As shown in the figure, the 
Low Noise Amplifier (LNA) is usually preceded by a band-pass filter which filters the 
out of band signals while allowing the in-band signals to pass through. Hence the LNA 
forms the first block that amplifies the desired band of signals without adding significant 
noise to the signal. The LNA receives the entire in-band of signals with the out of band 
signals sufficiently suppressed. The LNA is a non-linear device and generates various 
frequency components few of which affect the input signal. This non-linear characteristic 
results in two important problems namely “Blocking” and “Intermodulation” which are 
explained in detail below. 
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In general, for a given input )(tx  to the LNA, the output )(ty  can be approximately 
represented as:  
)()()()( 33221 txtxtxty ααα ++=  (1) 
Where 1α represents the gain of fundamental signal and 32 ,αα  represent the second and 
third order non-linearities of the amplifier.  
The problem involved with blocking of signal is explained below [1]. A weak input 
signal accompanied by a strong in-band interferer (neighbor channel for instance) tends 
to reduce the gain of LNA and desensitize the circuit. This characteristic is analyzed 
below. Let the input signal be represented as sum of desired signal ( tA 11 cosω ) and 
strong interferer ( tA 22 cosω ) given by tAtAtx 2211 coscos)( ωω += , where 21 AA << .  
The output of the system represented by (1) is given by 
......cos
2
3)( 112231 +





+≅ tAAty ωαα  (2) 
As shown in (2), if 03 <α , which is usually the case, a large interferer might “block” the 
entire signal thus resulting in zero output signal at frequency 1ω .  
 
Another interesting problem that occurs in non-linear circuits is “Intermodulation”. When 
two strong in-band interferers appear at the input, the circuit non-linearities result in 
intermodulation components which fall on the signal of interest thus corrupting the input 
signal. Intermodulation is shown mathematically below. If the input interferer is given 
by tAtAtx 2211 coscos)( ωω += , the output represented by (1) is given by 
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It can be seen from (3) that various frequency components are generated at the output. 
But the third order intermodulation components (IM3) located at 122 ωω −  and 212 ωω −  
are of particular interest as they fall in the frequency band of interest while the rest of the 
frequency components either fall at very high frequencies or can be filtered out.  
 
These intermodulation components thus created tend to corrupt the signal and hence form 
a very important part of any RF system.  Input third order intercept point (IIP3) is the 
figure of merit that is used to characterize an RF system for its non-linearity. This is 
usually measured by a two tone test for sufficiently low amplitudes ‘A’, in the linear 
region of operation of the system.  As the input amplitude is increased, the fundamental 
components at the output increase proportional to ‘A’ while the third order 
intermodulation components increase proportional to ‘A3’. In theory, for sufficiently 
higher amplitudes, the intermodulation components become equal to the fundamental and 
the input amplitude ‘A’ at this point is defined as IIP3. But the amplifier output saturates 
at such high amplitudes and IIP3 is obtained by linearly extrapolating with the values for 
low input amplitudes as shown in Fig. 2. 
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Fig. 2. IIP3 calculation. 
 
In an RF system with different cascaded blocks, the IIP3 of the system is dominated by 
the IIP3 of the last stages as they encounter larger signal amplitudes while the noise 
figure (NF) of the system is dominated by the NF of the input stage. But in today’s 
wireless environment, due to the problems involving interferers described above, the 
LNA should also be able to suppress the interferers without which the following mixer 
block encounters a much larger interferer and thus demanding much higher performance 
from it in terms of linearity and trading off on its other specifications like conversion 
gain. Thus an LNA that achieves high levels of linearity and consequently high IIP3 is 
desired. But the main function of an LNA is to achieve high gain without adding 
significant noise (less NF) to the signal. Thus any circuitry that is used in the LNA to 
achieve higher linearity shouldn’t achieve that at the expense of gain and NF.  
 
The objective of this thesis is to design a novel low noise amplifier that achieves high 
IIP3 in the order of 20dBm without sacrificing gain and NF. The next section describes 
some of the circuit topologies in the literature used to achieve high linearity in the LNA. 
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1.2 BACKGROUND 
This section describes the various techniques used to achieve high linearity in an LNA 
and their advantages and drawbacks.  The linearity techniques can be broadly classified 
into four different categories namely, optimum biasing, linear feedback, optimum out-of-
band terminations and feedforward. 
 
1.2.1 Optimum biasing 
The non-linearity of a MOS transistor arises from its voltage to current (V-I) conversion. 
The drain current in a MOSFET can be modeled in terms of its gate-source voltage as 
given in (4). 
......
3
3
2
21 +++= gsmgsmgsmd VgVgVgi  (4) 
Where gm1 is its transconductance, gm2 represents its second order non-linearity obtained 
by the second order derivative of FET transfer characteristics (Id-Vgs) and gm3 is its third 
order non-linearity obtained by the third order derivative of FET transfer characteristics. 
The IIP3 is given in the above-mentioned-terms as follows [2]. 
3
1
3
43
m
m
g
g
IIP =  (5) 
The Id-Vgs transfer characteristics of a common source transistor along with 
321 ,, mmm ggg are shown in Fig. 3 for the case of a transistor in 0.35µm CMOS process. It 
can be seen that in the region of moderate inversion, in-between weak inversion and 
strong inversion, the third order derivative (gm3) becomes zero over a narrow region [3]. 
As shown in (5), it can be seen that IIP3 approaches infinity as gm3 becomes zero. Thus 
any transistor biased at this point can achieve high linearity. But the problem with this 
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mechanism is that the region over which this linearity boost can be obtained is very 
narrow and due to process variations this bias point is bound to change leading to a very 
sensitive and limited improvement. Also, the transistor has to be biased in moderate 
inversion at the “sweet spot” hence placing a restriction on the transconductance of the 
input stage. This restricts the maximum gain that can be obtained and thus affects the 
noise figure (NF) which is highly undesirable. 
 
 
Fig. 3. MOSFET transfer characteristics. 
 
Various bias circuit techniques have been proposed [4] where the input transistor can be 
optimally biased such that 03 =mg . It has been proven that the actual point of bias at 
which high levels of IIP3 can be achieved is slightly offset from the bias point at which 
8  
3mg  is zero. But such a bias circuit is again prone to process variations resulting in poor 
linearity and would require fancy process to minimize the mismatch between transistors. 
 
1.2.2 Feedback 
The most popular technique in base-band circuits to obtain high linearity is through the 
use of negative feed back. Fig. 4 shows the configuration of a negative feedback non-
linear amplifier with gain ‘A’ and a linear feedback factor ‘’. 
 
 
Fig. 4. Non-linear amplifier with linear feedback. 
 
In the feedback method, a fraction of the output signal ( ox ) is fed back to the input ( sx ) 
through a linear feedback network () and is subtracted from the input to generate an 
error signal ( ix ) which is fed to the amplifier ( A ). The amplifier transfer function is 
given as follows. 
)()()()()(
)()()()( 33221
tfxtxtxtxtx
txatxatxatx
osfsi
iiio
−=−=
++=
 (6) 
The closed loop transfer function is given by 
....)()()()( 33221 +++= txbtxbtxbtx ssso  (7) 
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The coefficients 321 ,, bbb  are calculated [5], and the third order intermodulation 
distortion can be given as follows. 
3
1
3
1 )1(
3
43 fa
a
aIIP +=   (8) 
When compared to (5), it can be seen that IIP3 as shown in (8) has increased by a factor 
of ( ) 2/311 fa+ . Thus, feedback has improved the linearity at the expense of loss in the 
gain by a factor of approximately the loop gain ( faTo 1= ). Further analysis without any 
approximations [5] leads to the following expression for IIP3.  
( )






+
−
+
=
o
o
o
IP
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T
aa
a
T
a
aA
1
21
1
3
4
31
2
2
3
3
1
3  (9) 
As shown in (9), it can be seen that the IIP3 is also affected by the second order non-
linearity ( 2a ). In CMOS circuits which operate in strong inversion region, the co-
efficients 1a  and 3a  are of opposite signs leading to further reduction in IIP3 than that 
shown in (8). In high frequency RF circuits, this phenomenon is further noticeable due to 
the parasitic capacitances which offer very small impedance at that frequency and hence 
are no longer negligible [6]. 
 
The traditional inductive source degenerated common-source LNA shown in Fig. 5, falls 
under the category of feedback linearization in which the source degeneration inductor 
acts as the feedback circuit. Though this LNA has been proven to give the best gain and 
noise performance for a given power [7], it suffers from poor linearity due to the second 
order non-linearity feedback effect described above. This is explained in detail in the 
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section on feedforward techniques. Further, the concept of negative feedback is not that 
compatible with RF circuits since the gain of the amplifier is in the order of 10-20dB as 
opposed to base band circuits where a gain of 60dB can be easily achieved. 
 
 
Fig. 5. Cascode LNA with source degeneration inductor. 
 
1.2.3 Input impedance frequency termination 
The feedback network discussed in the previous section was considered to be frequency 
independent which would be true in the case of pure resistive networks. But typical 
feedback networks involve frequency dependent passive elements like inductors and 
capacitors.  This results in the frequency response of the feedback network affecting the 
linearity of the signal due to the frequency varying impedance it presents to the different 
harmonics generated by the input device. This process is explained with an example of 
source degenerated common-emitter transistor here. 
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The value of IM3 for a source degenerated common-emitter transistor shown in Fig. 6 is 
derived in [8] and is given below. The small signal model of the common-emitter 
transistor used to derive (10) is also shown in Fig. 6. 
 
 
Fig. 6. Common emitter transistor with source degeneration. 
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It can be seen from the IM3 expression given in (10) that the second order frequency 
components generated due to 2nd harmonic frequency ( s2 ) and difference frequency 
( s∆ ) are fed back to the input which further get mixed with the fundamental components 
to generate third order inter-modulation components. In the case of inductive source 
degeneration, the impedance presented by the inductor at 2nd harmonic frequency is much 
higher than that presented at difference frequency. Hence the gain at 2nd harmonic 
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frequency is less than that at difference frequency. Hence the term mgsA )(1 ∆ is 
significant and mgsA 2)2(1 can be neglected. The input can be terminated with low-
frequency impedance which traps the difference frequency components fed back to the 
input. Fig. 7 shows the configuration of a trap network reported in [9]. 
 
In the circuit configuration shown in Fig. 7, the low frequency input trap network 
consisting of tL  and tC  are tuned to change the input impedance at the difference 
frequency so that the product associated with mgsA )(1 ∆ in (10) cancels with the “-1”,  
resulting in high IIP3 values. But the problem with such a circuit is that the required 
values of inductance would be huge thus forcing the use of off-chip inductors. 
 
 
Fig. 7. Low frequency input impedance termination. 
 
This concept of input termination has been applied in various other topologies. In [10], all 
the three terminals of a BJT are terminated with low frequency impedance thus resulting 
13  
in high IIP3. In [11], a current mirror with negative feedback is used to bias the LNA and 
provide low frequency input termination. In [12], the impact of terminating both input 
and output impedance in the case of CMOS circuits is experimentally shown. 
 
1.2.4 Feedforward cancellation 
In this technique, scaled versions of the input signal are fed to two different amplifiers 
whose outputs are added to obtain the final output. The input signals are scaled such that 
the third order distortion is eliminated at the final output. 
 
This feedforward cancellation technique is used to achieve high linearity in [13] as 
described below. As shown in Fig. 8, output )(ty is obtained by subtracting the output of 
the main amplifier ( )(tymain ) from that of the auxiliary amplifier ( )(tyaux ) whose inputs 
are x  and )1( <ββx  respectively.  
 

	


	

	
	 	


	
	
 
Fig. 8. Feedforward cancellation technique. 
 
The equations given below show the complete cancellation of third order distortion. 
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As shown in the equations above, the third harmonic can be cancelled to obtain high IIP3 
by using two similar amplifier blocks (A) and scaling () their inputs appropriately. 
 
But this technique has several disadvantages. The gain of the amplifier is reduced at the 
expense of canceling the third order distortion. Due to the reduced gain, the noise figure 
(NF) worsens. Further, more noise is added due to more active components in the circuit. 
This technique is highly sensitive to mismatch between the main and auxiliary gain 
stages and errors in the signal scaling factor. This configuration also consumes more 
power due to two amplifier stages being used. 
 
A different approach to feedforward cancellation technique which uses the FET transfer 
characteristics to obtain high linearity is the “DS Method” [14]. This method addresses 
the problem of narrow range of values associated with optimum biasing technique for 
achieving high IIP3 and the problem of gain reduction associated with the feedforward 
technique described above. 
 
As shown in the FET transfer characteristics in Fig. 3, the third order distortion 
component ( 3mg ) changes from positive to negative as Vgs is varied from weak inversion 
to strong inversion. Thus if the output currents of two transistors are added with the bias 
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points chosen at the positive and negative peaks of 3mg  and the widths scaled such that 
the positive and negative peaks are equal in magnitude, the output current would result in 
zero 3mg  and thus high linearity over a wide range of bias values. This configuration is 
shown in Fig. 9, where transistor MA is biased in weak inversion and MB is biased in 
strong inversion. The third order non-linearity DC-transfer characteristics for the strong 
and weak inversion transistors for the above configuration are shown in Fig. 10. 
 
 
Fig. 9. DS method. 
 
To obtain a much wider range of bias values over which 3mg  is flat and close to zero, 
outputs of scaled and bias shifted transistors can be connected in parallel to the circuit 
shown in Fig. 9 such that the negative peak in the FET transfer characteristics of one 
cancels the positive peak if any, of the other. In [15-16], the same technique has been 
implemented using a multiple-gated transistor in which the gate width and gate bias of 
each transistor can be adjusted separately. In [17] this technique has been used with the 
auxiliary transistor implemented using a parasitic BJT. The BJT is biased in strong 
16  
inversion region as the 3mg  in this case is positive thus achieving higher gain. In [18], the 
auxiliary transistor is implemented in triode region using the same technique. 
 
 
Fig. 10. Third order non-linearity transfer characteristics in DS method. 
 
The drawback with DS-method is that it is valid only at very low frequencies at which the 
effect of circuit reactances is negligible. At high frequencies the source degeneration 
inductance creates a feedback path for the drain current di  to the gate source voltage gsV  
of MB through the gate-source capacitance ( gsC ). For example, the second harmonics 
( 2121 ,2,2 ωωωω ±± ) generated are fed-back across the gate and source thus adding to the 
fundamental components. These spectral components along with the fundamental result 
in more IM3 components at 212 ωω ±  and 122 ωω ±  due to the second order non-linearity. 
Thus, the second order non-linearity of di  also contributes to IMD3.  
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Using the Volterra series, the exact expression for the IIP3 at RF frequencies is calculated 
in [4] and is given as follows. 
 
L
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As can be seen from (12), making 3mg  zero as done in the DS method doesn’t result in a 
large IIP3 due to the additional term inε . This term, as stated above, represents the 
contribution of the second order non-linearity to generate IM3 components and it depends 
on the source degeneration inductor L. Thus at RF frequencies, the second order non-
linearity component 2mg  plays a major role in limiting the levels of IIP3 that can be 
obtained. 
 
A “modified DS method” proposed in [19-20] addresses this issue of feed back of second 
order frequency components. In this method, the magnitude and phase of second order 
non-linearity contribution to IMD3 is tuned to cancel the third order non-linearity 
contribution to IMD3 thus resulting in an output current with zero IM3 component. As 
shown in Fig. 11, the transistor M1 is biased in strong inversion region with negative 3mg  
while M2 is biased in weak inversion with positive 3mg . The two source degeneration 
inductors L1 and L2 connected to the sources of the two transistors are used to tune the 
magnitude and phase of the IM3 components in each branch. 
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Fig. 11. Modified DS method. 
 
There are primarily two disadvantages involved in any of these methods using the 
feedforward technique involving two or more transistors connected in parallel with one or 
more transistors operating in weak inversion region. The first and the most important 
problem is that the additional weak inversion transistors added to achieve linearity 
degrades the noise performance of an LNA. This can be explained as follows [19]. 
 
The most significant noise sources at RF frequencies are the drain current noise and the 
gate induced noise given by 
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Where, δγ and  are bias dependent noise coefficients and 0dg  is the drain source 
conductance at zero VDS. Since the drain current in weak inversion is due to diffusion, 
0dg is given by tDsatI φ ; where tφ  is the thermal voltage ( qkT ). Since the FET in weak 
19  
inversion draws a negligible drain current, its induced gate noise is inversely proportional 
to the drain current and, thus can be quite significant. 
 
The other problem with this circuit configuration is that the weak inversion transistor 
loads the input node and adds extra capacitance thus affecting the input match and 
maximum frequency of operation. The increased capacitance would demand a larger 
source inductor to achieve 50 input matching. Further, the number of iterations required 
for optimization would be large as any changes to the weak inversion transistors to tune 
for linearity would result in the input match being affected and vice versa. 
 
The proposed solution achieves high linearity without the problems involved with the 
above circuits and is discussed in the next section. 
 
1.3 PROPOSED IDEA AND MAIN ACHIEVEMENTS 
Any new technique for achieving high linearity in an LNA should be able to achieve it 
without sacrificing any of the important specifications of gain and noise figure (NF) and 
at the expense of minimal additional power. A novel highly linear LNA is presented in 
this work. The proposed solution uses the feedforward technique in which the magnitude 
and phase of the IM3 current components in each branch are tuned such that they are 
equal in magnitude and opposite in phase and effectively cancel each other at the output 
of LNA. The LNA is designed in TSMC 0.35µm CMOS technology and has been 
fabricated using the MOSIS facility and packaged using the MLF64 leadless package.  
The LNA is designed to operate at a frequency of 900MHz. It achieves an IIP3 of 
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+21dBm, with a gain of 19.3 dB, NF of 3.1 dB and power consumption of 15.1 mW in 
simulation. Two versions of the same technique will be discussed in the following 
sections. 
 
1.4 THESIS GUIDE 
This section gives a brief description of the organization of this thesis. This thesis has 
been divided into three sections. 
 
Section 2 describes the problems that need to be addressed to achieve high linearity. The 
novel idea behind achieving high linearity is introduced and the circuit implementation of 
the same without sacrificing on any of the other specifications of the LNA is described. 
The problems involved with the solution are explained and an alternative circuit topology 
has been proposed. A detailed Volterra series analysis is performed and the MATLAB 
plots theoretically proving the concept of achieving high linearity using this circuit 
topology are shown. A design procedure to choose the inductor values is presented. 
 
Section 3 presents the various simulation and experimental results achieved. The lab 
setup for measuring the IIP3 of the LNA is described. The results are compared with 
those of existing circuits and conclusions are drawn about the comparative performance 
of the circuit. 
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2. NOVEL LINEAR LNA 
 
This section discusses the proposed novel linear LNA designed to operate at 900MHz. 
The principle behind achieving high linearity without losing out on gain or NF is 
explained in detail. The Volterra analysis is used to theoretically prove this concept and a 
design strategy has been presented. 
 
2.1 INTRODUCTION 
As illustrated in section 1.2.4, most the existing techniques for achieving high linearity in 
an LNA are not valid at RF frequencies due to the issue of feedback of second-order 
frequency components. Any improvement over the existing techniques is possible only if 
the proposed technique takes into consideration this feedback effect of second-order 
components. As explained in the previous section, the “modified DS method” takes a step 
in the right direction by canceling the IM3 components generated due to third order non-
linearity with that generated by the feedback of second-order frequency components. This 
appears to be an ideal solution but for the problems associated with the increased noise 
figure (NF) due to the transistor operating in weak inversion region and the lack of 
flexibility offered by the design to be able to tune the transistor for input match and 
higher linearity independently. The input match and tuning of linearity depend on the 
same set of components leading to increased number of design steps to arrive at an 
optimized solution. 
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The following section describes the proposed phase cancellation technique for achieving 
high linearity without sacrificing the gain or the NF. 
 
2.2 PHASE CANCELLATION TECHNIQUE 
In all the proposed variants of feedforward technique, the input signal is fed both to the 
main amplifier and the auxiliary amplifier and the outputs are added to achieve high 
linearity. The auxiliary transistor connected in parallel to the main transistor is the reason 
for the problems associated with the existing solutions explained in the previous section. 
Hence, the first major step is to remove the auxiliary transistor connected to the gate of 
the main transistor. Further, it can be seen that the current in the main amplifier contains 
the information of all the frequency components generated by the input transistor. This 
can somehow be treated separately to achieve high linearity. This is explained in detail 
below.  
 
The proposed solution uses the technique of phase cancellation as in the modified DS 
method to achieve high linearity. As stated above, the drain current in a simple cascode 
LNA configuration shown in Fig. 5, contains the IM3 components which are a result of 
IM3 components generated due to third order-nonlinearity and feedback of second order 
non-linearity components. If this information can somehow be used to generate an output 
current in an auxiliary amplifier with the IM3 components being equal in magnitude and 
out of phase with those in the main amplifier, the sum of these output currents would 
result in a zero IM3 component at the output of the LNA as shown in Fig. 12. 
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Fig. 12. Conceptual view of proposed solution. 
 
The schematic of the realized circuit for the proposed solution is shown in Fig. 13. The 
transistors MA and MC form the basic cascode LNA with the inductors LG and LA for 
obtaining input match and the inductor LO for resonating with the output capacitance to 
provide gain at the desired frequency. The transistor MB forms the auxiliary transistor and 
is source degenerated with the inductor LB and is used to tune the magnitude and phase of 
the IM3 components. The non-linearity information present in the drain current of the 
main transistor (MA) is tapped as voltage at its source and forms the input to the auxiliary 
transistor. The transistor MA is biased in strong inversion with negative 3mg  and the 
transistor MB is biased in weak inversion with a positive 3mg . The aspect ratio, bias 
voltage and the inductance value associated with the auxiliary amplifier are tuned to 
cancel the IM3 components generated by the main transistor. Though the signal at the 
source of main transistor is small, the auxiliary transistor operating in weak inversion 
region is highly non-linear with high 3mg  and hence the magnitude of IM3 component 
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generated in the auxiliary should be able to match the magnitude of IM3 component in 
the main transistor. 
 
 
Fig. 13. Proposed solution. 
 
2.3 THEORETICAL ANALYSIS AND DESIGN 
To theoretically prove that the proposed circuit achieves high linearity, the equivalent 
small signal model of the circuit in Fig. 13 shown in Fig. 14 is analyzed. The effect of all 
parasitic capacitances other than the gate-source capacitance is neglected. The 
capacitances CA and CB shown are the gate-source capacitances of main and auxiliary 
transistors respectively. The inductors LA and LB are the source degeneration inductors 
for the main and auxiliary transistors respectively. The impedance Zs is the input source 
impedance. The currents Ai and Bi are the currents through main and auxiliary transistors 
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respectively. The current outi  forms the output current which is a sum of both Ai  and Bi .  
The expressions used for the above mentioned currents are given below.  
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Where g1a represents the transconductance of the main amplifier and g2a and g3a represent 
the second and third order non-linearity co-efficients of the main transistor while g3b 
represents the third order non-linearity of the auxiliary transistor. As shown in (14), bg1  
and bg 2 have been neglected since the auxiliary transistor is operating in weak inversion 
and they have very weak effect on the IM3 components. Volterra series is used to analyze 
the various coefficients of non-linearity associated with the output current for an input 
signal of amplitude ‘A’ and two tones at frequency aω  and bω . The two tones are 
assumed to be closely spaced ( ba ωω ≅ ). 
 
 
Fig. 14. Small signal model of proposed solution. 
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The detailed analysis using Volterra series is shown in Appendix A. The expression 
obtained for IIP3 is given below. 
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The above expression shows the effect of various circuit components on IIP3. It can be 
seen that the second order non-linearity co-efficient ( ag 2 ) appears in the expression due 
to the feedback effect discussed before. But it can be seen that the effect of ag 2  on IIP3 
has become independent of any circuit components thus resulting in a constant value. The 
value of bg3  can be tuned to obtain high IIP3 by choosing appropriate values for the 
inductors AL  and BL . Fig. 15 shows the theoretical values of IIP3 that can be obtained for 
different values of AL  and BL . This result is obtained from a MATLAB simulation for 
given values of BAbaaa CCgggg ,,,,, 3321 . 
 
It can be seen from Fig. 15 that the value of IIP3 peaks for certain values of inductors AL  
and BL . The graph of IIP3 proves the theory of phase cancellation too. As shown in the 
graph, very large values of IIP3 can be obtained when the IM3 components in both main 
and auxiliary transistors cancel perfectly. The very high peaks in the graph are the points 
at which perfect cancellation and hence zero IM3 components at the output are obtained. 
Biasing the LNA at this particular point is very difficult and reasonable values of IIP3 in 
the order of 20-25dBm can be obtained over a range of values making the design reliable. 
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Fig. 15. Variation in IIP3 with source degeneration inductors. 
 
For the initial design of Linear LNA, the aspect ratio of the auxiliary transistor can be 
assumed to be of same value as that of the main transistor of any given LNA, and biased 
in weak inversion region resulting in positive bg3 . The values of inductors required for 
the design can be selected from the graph drawn above. For any given cascode LNA, the 
values of aaa ggg 321 ,,  can be obtained from the transistors transfer characteristics. For 
these given values the above mentioned plot can be drawn and the values of AL  and BL  
can be selected as the points at which a peak in IIP3 can be observed over a broad range 
of values. 
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2.4 EFFECT ON OTHER SPECIFICATIONS OF LNA 
The following section describes how the important specifications of input match, gain 
and noise figure of the LNA are affected due to the added auxiliary transistor. 
 
2.4.1 Effect on input impedance matching 
One of the major disadvantages in all of the feed-forward techniques is the inability to 
tune the circuit for good input match and good linearity independently. An ideal circuit 
block used to achieve high linearity should not affect the input match thus giving the 
designer flexibility to tune the circuit for good input match and hence good noise figure.  
 
In this section, the input impedance of the proposed linear LNA is calculated to find the 
effect of the additional circuitry on the input match. In the small signal model shown in 
Fig. 16, the outputs are grounded and the input impedance given by ininin IVZ =  is 
calculated. 
  
 
Fig. 16. Input impedance calculation. 
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The detailed calculation for the input impedance is given in Appendix B. The value of 
inZ  is found to be  
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If 12 <<BACLs , this term can be neglected and inZ  can be simplified as 
A
Aa
A
A
Gin C
Lg
sL
sC
sLZ 11 +++=  (17) 
It can be seen that the above equation is same as the input impedance of a regular cascode 
LNA [21]. Thus if the condition mentioned above is met, which is almost always the case 
at RF frequencies, the additional auxiliary circuit will not affect the input impedance and 
hence the input match, thus allowing independent tuning for perfect input match and high 
linearity. 
 
 
Fig. 17. Effect on input match. 
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Fig. 17 shows the effect of auxiliary circuit on input match. It can be seen from the figure 
that the change in the input match is negligible with added auxiliary transistor thus 
proving that the input impedance is unaffected as shown in (17). 
 
2.4.2 Effect on gain and NF 
In the proposed solution the main transistor (MA) operates in strong inversion region 
while the auxiliary transistor (MB) operates in weak inversion region. Since the current 
flowing through MA is at least ten times larger than the current flowing through MB, the 
transconductance ( bg1 ) of MB is very less and hence its contribution to gain is very 
minimal. Also the additional power consumed due to the addition of the auxiliary 
transistor is less for the same reason.  
 
 
Fig. 18. Effect on gain. 
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Fig. 18 shows the gain of LNA with and without the auxiliary transistor. It can be seen 
from Fig. 18 that the auxiliary transistor has negligible effect on the gain. The small 
increase can be attributed due to the weak inversion transistor amplifying the 
fundamental by a small factor. The output peak has shifted to a slightly lower frequency 
due to output loading of the auxiliary transistor. 
 
As explained in the previous section, the drain current noise in a weak inversion 
transistor is negligible as the drain current is very less, while the gate noise of a weak 
inversion transistor is inversely proportional to its drain current and hence it degrades the 
noise performance of an LNA as it directly gets added to the total noise at the input. In 
the proposed solution, as shown in Fig. 19, the gate noise of the weak inversion 
(auxiliary) transistor is large. But since the gate of the auxiliary transistor is connected to 
the source of the main transistor, the gate noise of the auxiliary transistor gets added to 
the drain noise of the main transistor which when reflected to the input gets divided by 
the gain of the LNA and hence resulting in a negligible effect on the overall noise figure.  
 
 
Fig. 19. Noise sources. 
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The effect on NF due to auxiliary transistor is simulated and shown in Fig. 20 below. It 
can be seen that the NF has degraded by 0.3 dB due to addition of auxiliary transistor. 
This drop can be attributed due to the lossy inductor LB, and hence noise contribution due 
to the auxiliary transistor as explained in Fig. 19 is negligible. 
 
 
Fig. 20. Effect on NF. 
 
As explained above, the proposed solution achieves high linearity without losing out on 
any of the specifications of gain, noise figure (NF) and at the expense of very minimal 
additional power. 
 
2.5 BOTTLENECK FOR FURTHER IMPROVEMENT 
In the proposed solution described in the previous section, the currents at the drain of the 
main input transistor and the auxiliary transistor are added to cancel the IM3 components. 
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This current flows through the cascode transistor before flowing into the output. Though 
the cascode transistor is ideally assumed to be a linear device, the parasitic capacitances 
at RF frequencies would result in a non-linear cascode transistor thus resulting in a slight 
degradation of linearity. An alternate topology in which the drain of the auxiliary 
transistor is directly connected to the drain of the cascode transistor thus canceling the 
IM3 components at the output is shown in Fig. 21. 
 
 
Fig. 21. Alternate proposed solution. 
 
The topology described above cancels the non-linearity associated with the cascode 
transistor thus achieving even higher levels of linearity than that possible using the 
topology in which the drains of the main and auxiliary transistors are connected. But the 
disadvantage with such a topology is that since the auxiliary transistor is directly 
connected to the output, the signal swing across the gate and drain of the auxiliary 
transistor is very large. This results in a huge equivalent capacitor at the input of the 
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auxiliary transistor due to miller effect of the parasitic gdC  capacitor thus affecting the 
input matching. Hence, as the output impedance varies, the gain and the signal swing at 
the output vary, resulting in a different capacitor value at the input of auxiliary transistor 
due to the miller effect described above. This results in a different optimum linearity 
point. This problem might be solved by having a cascode transistor on top of the auxiliary 
transistor. 
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3. RESULTS 
 
The proposed Linear LNA has been designed and simulated in the TSMC 0.35µm CMOS 
technology. All the inductors have been simulated using the ASITIC software and pi-
model has been used to model the inductors.  
 
Two circuits have fabricated in TSMC 0.35µm CMOS technology. The first version 
(LNA1) has the Linear LNA circuit alone and hence would be terminated with a 50 
load of the port and hence an ideal platform to test the proposed cancellation technique. 
The second version (LNA2) has a buffer connected to the output of LNA and hence the 
LNA sees a high impedance load at its output. The buffer models a high impedance load 
to the LNA which is usually followed by a mixer in a receiver. This presents an ideal 
platform to test for linearity of LNA in realistic conditions with high gain. The following 
sections describe the various simulation and experimental results obtained in both the 
versions.  
 
Section 3.1 describes the simulation results for the second version of LNA with an in-
built buffer. It also describes how the LNA specifications are de-embedded from that of 
the LNA-Buffer combination. Section 3.2 and 3.3 described the simulation and 
experimental results respectively of the first version of stand alone LNA. A testing 
strategy to improve the gain of LNA is also discussed. 
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3.1 LINEAR LNA WITH BUFFER 
This section describes the schematic and the simulation results of the Linear LNA with a 
buffer connected to its output. 
 
3.1.1 Circuit setup 
In a transmitter, the LNA is usually followed by a mixer and thus has a high impedance 
load at its output. To simulate the same effect, a buffer is connected to the output of 
LNA. If two gain stages are connected in series, the linearity of the second stage dictates 
the overall linearity performance. Hence the buffer is source degenerated with a 50 
resistance to achieve higher linearity than the LNA so that the IIP3 of the LNA can be de-
embedded from the overall IIP3. This results in a lossy buffer and the source 
degeneration resistor adds noise at the output. But these results can be easily de-
embedded by having a stand alone buffer. The final schematic of the LNA used is shown 
in Fig. 22 below. 
 
 
Fig. 22. Whole schematic of LNA with buffer. 
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The LNA has been tuned for high IIP3 performance using the plot shown in Fig. 15. 
Table-2 shows the final aspect ratios of different transistors and the values of inductors 
used for both LNA and buffer as shown in Fig. 22. 
 
Table 2. Component design values of LNA with buffer 
Component Value 
MA 10 µm/0.4 µm, m=30 
MC 10 µm/0.4 µm, m=6 
MB 10 µm/0.4 µm, m=45 
MBuff 10 µm/0.4 µm, m=8 
LG 30 nH 
LA 4.65 nH 
LB 1.05 nH 
LD 10 nH 
LEXT 10 nH 
Rbuff 50  
IA 4.85mA 
IB 0.69mA 
Ibuff 8.84mA 
 
 
3.1.2 Layout 
The layout of the Linear LNA was drawn using the Virtuoso layout editor in CADENCE. 
The picture of the final layout is shown in Fig. 23. The following steps have been taken 
while drawing the layout. To minimize the parasitic capacitance added to the LNA, the 
drain of the input transistor which is shared with the source of the cascode transistor has 
been drawn without any contacts. Since no output is taken out of this node, the size of 
this node can be minimized in layout hence decreasing the capacitance added. The input 
transistor and the cascode transistor are inter-fingered with multiple fingers to minimize 
the process variations. The auxiliary transistor is drawn with multiple fingers with the 
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smallest transistor being the same size as that of the input transistor hence resulting in 
same values of parameters in both the cases. 
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Fig. 23. Picture of layout. 
 
The inductors are drawn using ASITIC and imported into CADENCE. The inductors are 
drawn in the topmost metal layer (metal4) to be far away from substrate and hence 
achieving higher Q. The inductors are shielded on all sides using broken segments of 
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both n-well and p-substrate contacts connected to supply and ground respectively to 
improve the inductor performance [22] as shown in Fig. 24. Fig. 24 also shows the 
inductor pi-model used for modeling the Q of the inductors and the losses to the substrate 
during simulations. 
 
 
 
Fig. 24. Inductor layout and inductor model. 
 
3.1.3 Simulation results 
The post-layout simulation results of the Linear LNA with the buffer are shown in this 
section. The results of stand alone buffer are shown and the results of LNA are obtained 
from these results. 
 
The input matching of the LNA is shown by the S11 plot and the power gain is shown by 
S21 plot. Matching is essential in an LNA so that maximum signal power gets to the input 
of LNA. An S11 less than -10dB at the frequency of interest is necessary for maximum 
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LNA + Buffer Stand-Alone Buffer 
  
 
Fig. 25. Input match and power gain plots. 
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signal power at the input of LNA. Fig. 25 shows the matching and the power gain 
obtained in the case of LNA and buffer combination and the stand alone buffer. 
 
The power gain of the LNA from the above plots is found to be 20.14dB at 900MHz. The 
AC voltage gain and the power gain are the same if both the input and output are properly 
matched to 50. The following AC voltage gain plot shows the voltage signal at the 
input of LNA, output of LNA and at the output of buffer over a frequency range. 
 
It can be seen from Fig. 26 that the voltage gain at 900MHz of the LNA alone is 19.9dB, 
the overall gain of LNA and buffer is 10.14dB and the loss due to buffer is 9.5dB which 
is close to the results predicted by the power gain proving that the matching is good 
enough. 
 
 
Fig. 26. AC voltage gain of LNA and buffer. 
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LNA + Buffer Stand-Alone Buffer 
 
Fig. 27. NF plots. 
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Fig. 27 shows the noise performance of the LNA. The Noise Figure (NF) of an LNA is 
used to indicate the noise performance of an LNA.  
  
 
As shown in Fig. 27, the NF of the stand alone buffer is very high due to the lossy nature 
of the buffer and more over the source degeneration resistor (50 ) adds lot of noise. The 
NF of the LNA and buffer together is 3.47dB at 900MHz. The NF of the stand alone 
LNA from the above results is found to be 2.07dB. The NF is high due to the poor 
performance of inductors in 0.35µm technology. The Q of inductors in 0.35µm 
technology is found to be in the order of 2.5 thus making the inductors quite lossy and 
noisy. The poor NF can be attributed to this factor. 
 
The linearity of an LNA is measured in terms of its IIP3. As described in section 2, high 
linearity is achieved by canceling the IM3 component of current in the auxiliary transistor 
to be of same magnitude and opposite in phase with the IM3 component of current in 
main transistor. Fig. 28 shows the magnitude and phase of IM3 component currents in 
both main and auxiliary branches for input frequency tones at 895MHz and 905MHz. 
This generates IM3 components at 885MHz and 915MHz.  
 
Fig. 28 shows the magnitude and phase of IM3 tones at 885MHz in both main and 
auxiliary branches. As shown in the figure, the IM3 tones in both the branches are equal 
in magnitude and opposite in phase over the input power range of -60dBm to -50dBm 
and thus are cancelled at the output.  
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Fig. 28. Phase cancellation of IM3 currents. 
 
Fig. 29 shows the magnitude of fundamental and IM3 tones at the output of LNA and at 
the output of stand-alone buffer. The IIP3 can be found from the above graph as follows 
[23]. 
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The IIP3 of LNA using (18) is found to be 19.6dBm and that of the stand-alone buffer to 
be 26.6dBm. Since the linearity of buffer is much higher than that of LNA, the IIP3 of 
LNA can be de-embedded from the LNA-Buffer combination. 
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IIP3 of LNA IIP3 of Stand-Alone Buffer 
 
 
 
Fig. 29. IIP3 measurement. 
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Table-3 summarizes the simulation results of LNA and Buffer obtained. 
 
Table 3. Summary of simulation results 
Specification LNA + Buffer Buffer LNA 
IIP3 (dBm) 7.45 26.85 19.56 
Gain (dB) 10.14 -10.01 19.9 
NF (dB) 3.47 11.77 2.07 
Power (mW) 35.92 22.09 13.83 
 
 
3.2 LINEAR LNA WITHOUT BUFFER 
This section describes the simulation results and a strategy to improve the gain of the 
stand alone LNA fabricated. In this case the LNA sees the output impedance of the port 
which is usually 50. 
 
3.2.1 Circuit setup 
A stand alone LNA as shown in Fig. 30 was fabricated in TSMC 0.35µm CMOS 
technology. This circuit was fabricated to test the proposed linearization technique. In 
this case the LNA sees the output impedance of the port of 50 and hence the gain of 
LNA is reduced. The gain of LNA can be improved by increasing the impedance seen by 
the LNA by adding a resistor in series with the output port which is explained in the 
following sections.  
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Fig. 30. Schematic of LNA without buffer. 
 
The component values of the designed LNA shown in Fig. 30 are listed in Table 4. 
 
Table 4. Component design values of LNA without buffer 
Component Value 
MA 24 µm/0.4 µm, m=16 
MC 24 µm/0.4 µm, m=16 
MB 24 µm/0.4 µm, m=36 
LG 30 nH 
LA 5 nH 
LB 1.05 nH 
LD 10 nH 
Imain 4.68mA 
Iaux 0.84mA 
 
 
   48 
   
   
 
3.2.2 Layout 
The layout of the schematic shown in Fig. 30 is shown in Fig. 31 below. The layout has 
been drawn using the VIRTUOSO tool in CADENCE. The capacitor shown in the layout 
is the coupling capacitor connected between the source of main transistor and the gate of 
auxiliary transistor. The main transistor and the cascode transistor have been inter-
fingered. The auxiliary transistor is multi fingered with the minimum finger size to be 
same as that of the main transistor to minimize process variations. 
 
 
Fig. 31. Layout of LNA without Buffer. 
 
3.2.3 Simulation results 
The post layout simulation results of the LNA are shown below. The LNA has been 
simulated with the output terminated with the 50 impedance of the port. Fig. 32 shows 
the input match (S11) and the power gain (S21) obtained over various different 
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frequencies. S11<-10dB is desired for maximum input power transfer. It can be seen from 
Fig. 32 that S11 is -25.77dB at 900MHz. The S21 obtained is 8.45dB mainly due to the 
50 output termination. 
 
 
Fig. 32. S-parameter analysis of LNA. 
 
Fig. 33 shows the plot of Noise Figure (NF) over different frequencies. It can be seen that 
the NF dips around 900MHz due to good input impedance matching at that frequency. A 
Noise Figure of 3.35dB is obtained at 900MHz. The NF obtained is high due to reduced 
gain in the LNA and also due to lossy inductors with high series resistance as explained 
in the previous section. 
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Fig. 33. NF measurement of LNA. 
 
 
Fig. 34. IIP3 measurement of LNA. 
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Fig. 34 shows the linearity measurement of the LNA done with the two tone test. Since 
the LNA output peaks at 900MHz, the input to LNA consisted of two tones at 895MHz 
and 905MHz such that one of the IM3 tones generated due to the non-linearity of the 
LNA fall on the band of interest at 900MHz. The input power of the tones was swept 
from -60dBm to -50dBm and Fig. 34 shows the power of the fundamental tone 
(895MHz) and the IM3 component (900MHz) for different input powers. The IIP3 
obtained can be calculated using (18) and is found to be 19.8dBm. 
 
3.2.4 Strategy to improve LNA gain 
The LNA shown in Fig. 30 sees the 50 impedance of the port leading to reduced gain. 
To increase the gain of the LNA, a resistor ‘R’ is placed in series with the decoupling 
capacitor and then connected to the output port as shown in Fig. 35. Here the LNA sees a 
total output impedance of (R+50) , thus increasing the output impedance and hence 
increasing the gain at the output of LNA. But the signal at the output port (Vout) would be 
attenuated by 50/(R+50) times the original signal at the output of LNA. Hence assuming 
this resistance to be a linear component, the gain of the LNA can be extrapolated by 
adding the attenuation factor to the measured gain. The resistive divider stage being a 
linear element should not affect the linearity of the LNA. Also, since the internal nodes of 
LNA would see a large signal swing, this would also prove to be an ideal test for 
linearity. 
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Fig. 35. LNA testing strategy to improve gain. 
 
Table 5 summarizes the simulation results obtained for different values of resistance ‘R’ 
shown in Fig. 35. It can be seen that the LNA gain improves for higher values of R. But 
the gain saturates for large values of ‘R’ at which the impedance of the load inductor and 
parasitic capacitors are no longer negligible. There is no improvement in the NF of LNA 
even with increased gain. This is because of additional noise contribution of the 
resistance ‘R’ to the output. The degradation in IIP3 as mentioned above is very minimal 
and can be improved by slightly tuning the bias voltages. 
 
 Table 5. Summary of simulation results with different resistors 
 R=0  R=25  R=50  R=75  R=100  
S11 (dB20) -25.77 -24.35 -23.1 -21.83 -20.87 
S21 (dB20) 8.47 7.28 6.21 5.23 4.34 
Gain (dB20) 8.47 10.97 12.49 13.5 14.24 
IIP3 (dBm) 19.8 18.8 18.3 18 18 
NF (dB) 3.35 3.41 3.47 3.52 3.58 
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3.3 EXPERIMENTAL RESULTS 
 
Fig. 36. LNA chip microphotograph. 
 
The LNA described in section 3.2 has been experimentally verified for its functionality 
and the various results obtained are described below. The chip microphotograph of the 
LNA is shown in Fig. 36. It can be seen that all inductors other than the gate inductor are 
built on-chip. 
 
The strategy described in section 3.2 to improve the gain of LNA has been incorporated 
during testing. The following sections describe the testing results obtained for different 
values of R of 0, 75 and 100.  
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3.3.1 Experimental results with R=0  
Initial testing was carried with the output of LNA directly connected to the output port 
(R=0). As shown in Fig. 37, this resulted in S11 of -16dB at 950MHz and S21 of 4.5dB. 
The LNA was tested for linearity with two input tones at 940MHz and 945MHz and the 
IIP3 of 20dBm was obtained. 
 
S11 S21 
Fig. 37. S-Parameter measurement for R=0. 
 
3.3.2 Experimental results with R=75  
The following experimental results are with a resistance R=75 in series with the output 
port. Fig. 38 shows the input impedance matching (S11) obtained in this case. It can be 
seen that S11 is less than -10 dB over a range of frequencies from 925MHz to 955MHz.  
Fig. 38 also shows the S21 obtained at 50 ohms port. It can be seen that the measured gain 
after the voltage divider is approximately 1.5dB.  Due to the 75 resistor, the signal at 
the output port is 0.4 times (50/(50+75)) the signal at the output of LNA as explained 
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before. Hence the attenuation is by 2.5 times which is 8dB. Hence the actual gain at the 
output of LNA would be 9.5dB. 
 
S11 S21 
 
 
 
Fig. 38. S-Parameter measurement for R=75. 
 
Fig. 39 shows the power spectrum at the output of LNA for input tones at 940MHz and 
945MHz of power -10dBm, which produces IM3 tones at 935MHz and 950MHz of 
which 950MHz falls on the band of interest. The frequency spectrum for the case 
described above with the tones at 945MHz and 950 MHz is shown in Fig. 39. 
Using (19), the IIP3 can be calculated. 
PowerOutputtoneIMTotalP
PowerOutputSignalTotalP
PowerInputSignalTotalPwhere
PP
PdBmIIP
IM
f
in
IMf
in
3
2
)(3
3
3
=
=
=
−
+=
  (19) 
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From Fig. 39, the following values can be obtained. 
Pin=-10dBm (Total signal power at the input of LNA) 
Pf= -16.2dBm (Power of fundamental tone (945MHz) at the output port) 
PIM3=-78.07dBm (Power of IM3 tone (950MHz) at the output port).  
For a total signal input power (Pin) of -10dBm at the input of LNA, using (18) the IIP3 for 
the above values is found to be 20.93dBm. 
  
 
Fig. 39. IIP3 measurement for R=75. 
 
Fig. 40 shows the variation in the power of fundamental (945MHz) and IM3 tones 
(950MHz) at the output with varying input power. This plot is used to measure the IIP3 
of the LNA. 
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Fig. 40. Experimental IIP3 characterization R=75. 
 
3.3.3 Experimental results with R=100   
The following experimental results are with a resistance R=100 in series with the 
output port. 
 
S11 S21 
Fig. 41. S-Parameter measurement for R=100. 
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It can be seen from Fig. 41 that an S11 of -10.7dB can be achieved with an S21 of 1.1dB. 
Due to the 100 resistor, the signal at the output port is 0.333 times the signal at the 
output of LNA as explained before. Hence the attenuation is by 3 times which is 9.5dB. 
Hence the actual gain at the output of LNA would be 10.6dB. 
 
Fig. 42 shows the power spectrum at the output for two input tones at 940MHz and 
945MHz. The power of both fundamental (940MHz) and IM3 (935MHz) tones is shown.  
 
 
 
Fig. 42. IIP3 measurement for R=100. 
 
From Fig. 42, the following values can be obtained to calculate IIP3 using (19). 
Pin=-10dBm (Total signal power at the input of LNA) 
Pf= -16.29dBm (Power of fundamental tone (945MHz) at the output port) 
PIM3=-76.43dBm (Power of IM3 tone (950MHz) at the output port) 
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For a total signal input power (Pin) of -10dBm at the input of LNA, using (18) the IIP3 for 
the above values is found to be 20.2dBm.  
 
 
Fig. 43. Experimental IIP3 characterization for R=100. 
 
Fig. 43 shows the variation in the power of fundamental (945MHz) and IM3 tones 
(950MHz) at the output with varying input power. This plot is used to measure the IIP3 
of the LNA. 
 
The following table 6 summarizes the results obtained. 
 
 
Table 6. Summary of experimental results for different values of R 
R() S11 (dB) S21 (dB) LNA Gain (dB) IIP3 (dBm) 
0 -15.85 4.4 4.4 20 
75 -11.7 1.5 9.5 20.9 
100 -10.7 1.1 10.6 21 
150 -9.5 -0.5 11.5 20.5 
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It can be seen from the above table that with increasing values of ‘R’, the gain 
improvement in gain initially was significant and it saturates gradually due to the 
comparable impedance of load inductor in parallel with the resistive load. The IIP3 
obtained was constant over different load impedances. Thus it can be concluded that the 
gain can be improved significantly by connecting a buffer load to the output and the 
value of IIP3 can be retained. 
 
The following section compares the results obtained with other existing linearization 
techniques in the literature. 
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4. CONCLUSION 
 
A novel highly linear Low Noise Amplifier (LNA) circuit has been proposed which uses 
the phase cancellation technique to achieve high linearity. The proposed solution uses an 
auxiliary transistor whose IM3 components are tuned to be equal in magnitude and 
opposite in phase to those in the main transistor. These two current components in the 
main and auxiliary branch are added to achieve high linearity. The circuit has been 
designed and fabricated in TSMC 0.35µm CMOS technology and experimentally 
verified. The circuit achieves an IIP3 of +21dBm with a gain of 11dB and power 
consumption of 9mA@2.5V. The table 7 shown below compares the results of the 
proposed solution to other existing topologies. 
 
Table 7. Comparison of experimental results 
Work Technology Freq GHz 
S21 
dB 
NF 
dB 
IIP3 
dBm 
Pdc 
mW 
This  
Work 0.35um CMOS 0.95 11 2.95 21 22.5 
[17] 0.18um RF CMOS 3 6.5 1.9 15 8.9  
[19] 0.25um CMOS 0.9 15.5 1.65 22 24.2 
[4] 0.25um CMOS 0.9 14.6 1.8 10.5 5.4 
[11] 0.5um SiGe BiCMOS 0.88 15.7 1.4 11.7 11.7 
[18] 0.25um CMOS 2.2 14.9 3 16.1 23.5 
[16] 0.35um CMOS 0.9 10 2.8 15.6 21.1 
[13] 0.35um CMOS 0.9 2.5 2.8 18 45 
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APPENDIX A 
 
The IIP3 of the proposed Linear LNA is derived below using Volterra series analysis. 
The small signal model of the circuit is given in Fig. 14. The first and second order non-
linearity co-efficients in the weak inversion transistor are neglected. 
 
As shown in the Fig. 14, AV  and BV are considered to be the gate-source voltages of 
transistors MA and MB respectively. The currents in the main and auxiliary transistors ( Ai  
and Bi ) are given in terms of their gate-source voltages as follows. 
3
3213
2
21211
3
3
3
3
2
21
*),,(*),(*)( xxxBAout
BbB
AaAaAaA
VsssCVssCVsCiii
Vgi
VgVgVgi
++=+=
=
++=
 (A1) 
 
The gate-source voltages of main and auxiliary transistors can be given in terms of the 
input voltage ( xV ) as follows. 
3
3213
2
21211
3
3213
2
21211
*),,(*),(*)(
*),,(*),(*)(
xxxB
xxxA
VsssBVssBVsBV
VsssAVssAVsAV
++=
++=
 (A2) 
 
Thus the currents Ai  and Bi can be represented in terms of the input voltage ( xV ) from the 
above expressions as follows. 
[ ]
[ ]
3
3121113
3
312111321211232131
2
21112212111
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*)()(),(*)(
xbB
xaaa
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=
++
+++=
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Using Kirchhoff’s laws in the small signal model give above, the following equations can 
be derived 
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From the above equations, solving for AV  and BV gives the following. 
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AAsABBA CLsseZsCsdsCscsLsbsLsaLet
2)(,1)(,)(,)(,)( =+====      (A6) 
 
Using the above convention (A6), AV  and BV  can be expressed as follows. 
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Using the Harmonic Input method [24] to find out the first, second and third order non-
linearity coefficients A(s) and B(s) of the gate-source voltages of main and auxiliary 
transistor. 
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Step-I: 
 
To find )()( 11 sBandsA  substitute stx eV =  in (A7) and compare the coefficients of ste  
on both sides. 
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Step-II: 
 
To find ),( 212 ssA substitute tstsx eeV 21 +=  in (A7) and compare the coefficients of 
tss
e
)( 21+
 on both sides. 
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Step-III: 
 
To find ),,( 3213 sssA substitute tststsx eeeV 321 ++=  in (A7) and compare the coefficients 
of tssse )( 321 ++  on both sides. 
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IMD3 at ab ωω −2 can be found by setting bsss == 21 and ass −=3 . Assuming closely 
spaced frequencies, (i.e.) sss ba ≅≅ , (A12) can be simplified as follows. 
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Since the two input frequency tones are closely spaced, the difference frequency would 
be located at almost zero frequency. 
0)()()(0; ≅∆=∆=∆=∆≅−=∆ scsbsassssss abab  
 
Hence (A14) can be simplified as given in (A15). 
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Substituting (A8), (A10), (A11) and (A14) in (A13) gives 
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Step-IV: 
 
The non-linearity co-efficients of output current ( outi ) are calculated in terms of co-
efficients of currents Ai and Bi calculated above. 
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Substituting all the terms calculated in steps I-III in (A17) and simplifying gives the 
following expression. 
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The expression for ),,(3 abb sssC − given in (A18) can be further simplified by considering 
conjugate matched input impedance ( )(sZ s  and hence )()( sZsZ ins −= . 
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Input impedance (Zin) is calculated with a test voltage xV applied at the input. The current 
in the auxiliary transistor is neglected as it is operating in weak inversion region. The 
input impedance is found to be follows for the schematic shown in Fig. 14. 
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Substituting the above value in expression for )(0 sZ given in (A7) gives the follows. 
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Calculating various other terms in the expression of ),,(3 abb sssC − given in (A18). 
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The value of IIP3 at the output, in terms of co-efficients of non-linearity of the output 
current can be given as follows. 
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Substituting all the above calculated values in ),,()( 31 abba sssCandsC − gives 
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APPENDIX B 
 
The input impedance of the “Linear LNA” is calculated here. KCL and KVL equations 
for the circuit shown in Fig. 16 are given below. 
AAin VsCI =  (B1) 
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